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Abstract 
This paper reports on wafer-level packaged RF-MEMS 
switches fabricated in a commercial CMOS fab. Switch 
fabrication is based on a metal surface micromachining 
process. A novel wafer-level packaging scheme is developed, 
whereby the switches are housed in on-chip sealed cavities 
using benzocyclobutene (BCB) as the bonding and sealing 
material. Measurements show that the influence of the wafer- 
level package on the RF performance can be made very small. 
Introduction 
RF-MEMS (Radio Frequency MicroElectroMechanicaI 
Systems) switches offer great potential benefits over GaAs 
MMICs and PIN diode switches for application in wireless 
communication systems (1 -3). Prototype RF-MEMS switches 
display low loss (C0.4 dB), extremely low standby power 
consumption, excellent linearity (IP3 > 66dBm), compactness 
and high levels of integration (3-5). Critical success factors 
are the accessibility of existing IC foundries, the 
manufacturing cost, the switch packaging and the (long-term) 
reliability. Although there have been many research efforts 
aimed at developing RF-MEMS switches (3,4), to our 
knowledge none of these have seriously investigated the 
packaging issue, and moreover, processing in a CMOS fab 
has not been demonstrated. This paper reports the first-ever 
wafer-level packaged RF-MEMS switches fabricated in a 
commercial CMOS fab. 
Switch Design and Operation 
The RF-MEMS switches developed here are capacitive 
shunt switches implemented on a coplanar wave guide (CPW) 
(3). A schematic cross section of such a switch is shown in 
Fig. 1. A top view o f q  fabricated switch is shown in the 
photographs of Fig. 2 and Fig. 3. Referring to Fig. 1, the 
switch consists of a suspended movable metal bridge, which 
is mechanically anchored and electrically connected to the 
ground of the CPW. To first order, the switch can be modeled 
Bridse up 
as a capacitor between the metal bridge (=RF ground) and the 
signal line. In the RF-ON state the bridge is up, hence the 
switch capacitance is small (e.g., on the order of 10-lOOfF), 
and hardly affects the impedance of the line. In this state, the 
RF signal freely passes through. By applying a DC bias the 
bridge is pulled down onto a dielectric layer placed locally on 
top of the signal line. The switch capacitance becomes high, 
causing an RF short to ground, and the switch is OFF. The 
minimum DC actuation voltage required to make the switch 
change its state is called the "pull-in voltage". In operation, 
the DC control voltage and the RF signal are superimposed 
and applied to the signal line. The capacitance can easily 
increase by one to two orders of magnitude in going from the 
up state to the down state. This gives these switches a low 
insertion loss combined with a high isolation. 
From a structural view point, a novel bridge design has 
been implemented. As seen in Fig. 3,' the bridge is composed 
of narrow ribbon-like elemental bridges, typically 15-2Opn 
wide. The narrow ribbon structure strongly reduces the effect 
of curvature in the crosswise direction, which occurs as a 
result of a stress gradient in the thickness direction andor as a 
result of anticlastic bending (6). Crosswise curvature is 
undesirable as it results in beams that are not flat and thus to a 
varying gap spacing and a not very well defined contact area 
in the down state. 
Wafer Fabrication Process 
A five-mask, low temperature (c25OOC) metal surface 
micromachining process as illustrated in Fig. 4, is used for 
fabricating the RF-MEMS switches. The process can in 
principle be implemented as a post-processing module on top 
of an RFIC chip process. For minimal substrate losses, high 
resistivity silicon wafers (5 k h )  are first covered with 
510nm poly-Si and 270nm densified TEOS oxide as 
proposed by Gamble et al. (7). 
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PICURE 1. Schematic cross-section of a RF-MEMS shunt-configured capacitive switch (before packaging), implemented on a CPW line (photographs of top 
views are presented in Fig. 2 and Fig. 3). The switch is shown in the RF-ON state (bridge up). Applying a dc actuation voltage between the bridge and the 
CPW line pulls the bridge down (shown dotted), the capacitance increases and the switch gqes into the RF-OFF state (RF signal shorted to ground). 
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FIGURE 2. Optical photograph of a RF-MEMS shunt swtcn (top view!, 
shown before packaging. 
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FIGURE 4. Process flow for RF-MEMS switches (excluding packaging). 
FIGURE 3. SEM of a RF-MEMS shunt switch (top view) implemented on 
a CPW line. The bridge shown consists of 10 ribbon-like elements, each 
400 pn long and 20 pn wide. 
For the 0 . 3 ~  thick contact metal and the 3pm thick 
CPW lines, Al-l%Si-OS%Cu is used, and for the bridge 
metal l p  thick Al-l%Si. For the dielectric, 200nm 
anodized T%O, with an 25 is used in stead of the 
commonly employed silicon nitride (E,= 6-9) (4). A higher 
permittivity means a higher down/up capacitance ratio (3,4), 
and thus better insertion loss and isolation for given 
dimensions. Photoresist has been used as the sacrificial layer, 
which was removed in a 0, plasma. The processing has been 
carried out in a commercial CMOS fab at AjE, except for the 
anodization and the sacrificial layer etch which have been 
carried out in a CMOS compatible environment at Imec. 
Wafer-level Packaging 
RF-MEMS switches contain movable fragile parts. A 
specific packaging approach is required for reasons of 
protection during fabrication as well as during operation. For 
instance, standard wafer sawing will destroy the MEMS 
device hence packaging must be carried out on the wafer 
during wafer processing, prior to die singulation. This 
packaging step is referred to as wafer-level or 0-level 
packaging. It defines the first protective interface for the 
MEMS device, achieved through on-wafer encapsulation of 
the movable parts in a sealed cavity. The cavity must be 
strong, hermetic and equipped with electrical signal 
feedthroughs. A novel 0-level packaging scheme is used here, 
which relies on wafer or chip stacking techniques using 
benzocyclobutene (BCB) as the bonding and sealing material 
as illustrated in Fig. 5 .  BCB is selected for its minimal 
outgasing, low moisture uptake, liquid-like behavior during 
bonding, chemical resistance and low processing temperature 
(<25OoC) (8,9). Moreover, its high resistivity ( 1 0 ' 9 h ) ,  low 
permittivity (&,=2.65) and low loss tangent (0.0008-0.002 in 
the range 1MHz-1OGHz) make it very suitable for RF 
applications (9). The cavity height is set by the BCB 
thickness. For the current work a thickness of 5 pm is used. 
The capping wafer is processed independently from the 
MEMS wafer. A layer of photosensitive BCB (CYCLOTENE 
series 4000) is spin coated on the cap wafer and patterned to 
make rings of various dimensions, depending on the size of 
the switch (typically rings are 5 0 - 5 0 0 ~  wide and 1-5mm in 
diameter). 
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FIGURE 5. Illustration of a wafer or 0-level packaged RF-MEMS switch. The hgi le  MEMS part is housed in a cavity formed by a capping chip, bonded to 
the FW-MEMS substrate using a layer of BCB. 
FIGURE 6. Photograph of a switch after 0-level packaging following the 
scheme shown in Fig. 5 (only the upper right comer of the cavity is shown). 
Borosilicate glass (AF45) is used for the capping chip. 
The capping wafer is diced and the individual capping 
chips are flip-chip bonded onto the MEMS wafer at a 
temperature in the range 200-250°C. At these elevated 
temperatures, the BCB starts to flow, the bond is made and 
the cavities are sealed off. A photograph of a packaged 
switch, using borosilicate glass (AF45) for the capping chip, 
is shown in Fig. 6. Strong bonds have been obtained, 
displaying shear strengths better than IOMPa, even after 950 
thermal cycles from -55OC to +125"C. Further, the cavities 
have been tested for gross leaks (leak rate >lO'mbar.l/sec) 
based on the "bubble method" using fluorocarbon liquids (in 
our case FC-84 and FC-40) (10). Fine leak testing of BCB- 
sealed cavities is still under investigation. Gross leaks have 
not been observed, which means that the MEMS devices are 
sealed against particles, liquids (and moisture) and are thus 
well protected during handling and back-end processing (e.g., 
during wafer dicing). 
Measurement Results 
The scattering or S-parameters have been measured using 
a HP85 1 OC Vector Network Analyzer. The measured transfer 
scattering parameter S,, as a function of frequency of an 
unpackaged switch of the type shown in Fig.2 with a 
coupling area of approximately 0 . 9 ~ 1 0 ~  pnz is shown in 
Fig. 7. The measured pull-in voltage is 15 V. At the design 
frequency of 5.2 GHz, the insertion loss (IL) is 0.2 dB and the 
isolation (Isol.) is 5dB. The rather low isolation is attributed 
to the surface roughness (tens of nm's) of the dielectric and 
the underlying thin metal layer prohibiting a high down 
capacitance. Similar observations have been made by others 
(3,4). 
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FIGURE 7. Measured transfer scattering parameter S,, of an unpackaged 
switch of the type shown in Fig. 2 .  The coupling area A, (see Figs. 2&3) 
of the switch is approximately 0.9x10'pm2. 
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In order to assess the influence of the package, CPW lines 
and switches have been characterized before and after 
packaging. Fig. 8 shows that the CPW losses given by SI, are 
hardly affected by the package, and vary from 0.03 to 
O.O8dB/mm in the frequency range from 1-1OGHz. Fig. 8 
also indicates that the characteristic impedance 2, of the CPW 
lowers after placing the cap. This is due to the increased 
coupling capacitance as a result of the (close) proximity of the 
capping chip. It has been found that increasing the cavity 
height to exceed 3 0 p  (e.g., by etching a cavity in the 
capping chip) practically eliminates the influence of the cap 
on the measured SI, and on the characteristic impedance. 
Similar results have been obtained with high resistivity 
silicon caps (with no cavities). Fig. 9 shows that after 
packaging, the magnitude of SI, is increased (in both the up 
and the down state). A possible explanation for this is the 
decrease of 2, which leads to a decrease of the cut-off 
frequency (defined as the frequency at which the magnitude 
of SI, is 3 dB), thus lowering the magnitude of S12. 
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FIGURE 8. Measured S,, and the characteristic impedance Z, for a 
packaged and a naked CPW line (4 mm long). The cavity height is 
approximately 5 pm. 
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FIGURE 9. Measured S,, for a naked and a packaged shunt switch (of Fig. 
6), for the up (OV) and down (1OV) state. The coupling area of the switch is 
approximately 3.7x1O4pn*. The switch is implemented on a CPW with a 
total length of approximately 4mm. 
The influence of the coupling area A,* can be derived 
from a comparison of the measured SI, of the switches used 
for Fig. 7 and Fig. 9. Both switches are fabricated using the 
same process flow. The coupling area of the switch used for 
Fig. 9 is roughly four times larger than the area of the switch 
used for Fig.7. Ignoring the influence of parasitic 
capacitances, this would thus lead to a cut-off frequency, 
which is four times lower for the switch in Fig. 9. Hence, the 
magnitude of S, ,  will be larger for the switch with the larger 
coupling are4 i.e., the switch of Fig.9. The difference in 
magnitude of SI, between Fig. 7 and Fig. 9, which amounts to 
roughly 7dB@5.2GHz for the switch in the down (isolation) 
state, can readily be explained this way. 
Conclusions 
RF-MEMS switches consisting of metal bridges 
implemented on a CPW line, have been successllly 
fabricated in a CMOS fab. A five-mask, low-temperature 
(<25OoC) metal surface micromachining using AI-based 
alloys has been developed. The switches have been packaged 
on the wafer using BCB sealed cavities, equipped with CPW 
planar RF signal feedthroughs. The cavities display good 
thermo-mechanical properties and make very good seals 
against particles and liquids. Although small, the impact of 
the 0-level package on the RF characteristics is noticeable, 
but this can still be improved by increasing the cavity height 
(>30pn) and/or by locally adapting the slot width of the 
CPW line in order to eliminate line impedance mismatches. 
The only RF losses arising from the package this way are 
caused by the resistive losses of the feedthroughs. 
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